


Description (Syllabus)

- High performance computing on multi-core / many-core architectures
- Focus:
 - Data-level parallelism, thread-level parallelism
 - How to express them in various programming models
 - Architectural features with high impact on the performance
- Prerequisite
 - CDA5106: Advanced Computer Architecture I
 - C programming




3


Who am I


• Assistant Professor at School of EECS, UCF.


- My research area: computer architecture, back-end compiler, embedded systems
 - High Performance, Power/Energy Efficient, Fault Tolerant Microarchitectures, Multi-core/many-core architectures (e.g., GPGPU), Architectural support for software debugging, Architectural support for information security


5














Problems with Sea Change


- Algorithms, Programming Languages, Compilers, Operating Systems, Architectures, Libraries, ... not ready to supply Thread Level Parallelism or Data Level Parallelism for 1000 CPUs / chip,
- Architectures not ready for 1000 CPUs / chip
 - Unlike Instruction Level Parallelism, cannot be solved by just by computer architects and compiler writers alone, but also cannot be solved *without* participation of computer architects
 - Modern GPUs run hundreds or thousands threads / chip
- Shifts from Instruction Level Parallelism to Thread Level Parallelism / Data Level Parallelism
 - GPGPU is one such example





11






















HW and SW support for GPGPU Nvidia Geforce 8800 GTX vs Geforce 7800 Slides from the Nvidia talk given at Stanford Univ. Programming models (candidates for course presentation) CUDA Brook+ Peak Stream Rapid Mind











Extended C	
 Declspecs global, device, shared, local, constant 	device float filter[N]; global void convolve (float *image)
 Keywords threadIdx, blockIdx Intrinsics syncthreads 	<pre>shared float region[M]; region[threadIdx] = image[i]; syncthreads() </pre>
 Runtime API Memory, symbol, execution management Function launch 	<pre>image[j] = result; } // Allocate GPU memory void *myimage = cudaMalloc(bytes)</pre>
	<pre>// 100 blocks, 10 threads per block convolve<<<100, 10>>> (myimage);</pre>

